Abstract-This paper designs an RFID IP core by utilizing FPGA technology, which has ad vantages of internal task scheduling and high-speed encoding & decoding. The RTL design of base-band communication IP core based on modular method is presented. The RFID simulation model is established and the experiment results show that the proposed communication simulation model has a good performance, and the IP-core has reached the anticipated effects.
INTRODUCTION
RFID technology is characterised by non-contact automatic identification [1] , automatically identifying target and accessing to relevant data through RF signals. The recognition process is without human intervention, and both multi-objective and moving target identification can be achieved. The data collection system collects RFID data, which is connected to upper management through the wireless transmission system.
Based on RFID EPC protocol, using PIE-encoding and Miller-decoding technology [2] , a kind of IP core based on RFID base-band process is designed, which has functions of high-speed encoding & decoding, internal task scheduling and data control while the RTL design based on moduler idea is given.
The transmission simulation model is established to give performance prediction of the IP core. Through inputting the referred noises, the IP core functions are verified to have good accuracy and strong anti interference capability.
The experimental studies based on Quartus II and Simulink simulating tools indicate that the proposed communication model is fully feasible, providing a highly integrated baseband communication IP core.
II . DESIGN OF BASE-BAND IP CORE
The FPGA-based base-band IP core is built to a project, by using the function modular idea. The whole RTL design is shown in Fig.1 . IP Core's sub-modules are consistent of the following modules: 1) Serial-parallel module: It includes series-parallel converting sub-module, transfer-control sub-module and data-stored sub-module. The series-parallel-converting module achieves the parse of series protocol. The transfer control sub-module can deal with the transmission's logistic control according to the state machine, witch stores data in the data-stored sub-module.
2) Core-control module: It is the processing corn of the whole design, whose internal state machine is divided into five states: receiving state, processing state, downlink encoding state, uplink-decoding state and data-transmitting state. According to the implementation state of each sub module, it converts the states of state machine to schedule the work of each module.
3) Downlink-uplink module: It includes downlink encoding module and uplink-parsing module. The former one consists of PIE-control sub-module and three sub modules of modulation. The EPC-based PIE code is a sort of memorial code, whose symbol of "1" is encoded to "1110" for two-pulse width by the PIE-control sub-module. Through the modulation sub-modules, the digital codes are sent with clock pulse. The arbitrary rate of PIE signals can be achieved by adjusting the interval clock pulse. The Uplink-parsing module includes synchronous echo processing, receiving data, frame detecting, Miller-decoding and decoding-control. It detects the bus data, which will process the Miller codes when the frame is effective. The synchronous clock of echo processing is set 50MHz. 4) Stat-clock module:it includes clock-manage module and Stat-judge module. The steadily synchronous clock is achieved by the PLL of Quartus II [3] , and it can be divided into various clocks needed in the system. The Stat-judge module detects the implementation state of each module, providing the feedback information.
A. General Simulation Idea
After the RTL design ofRFID base-band IP core based on FPGA technology is finished, this paper gives system simulation experiment by using Monte Carlo method to verify the system's reading performance of data rate and the accuracy.
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Base-band signal process of reader The simulation idea: Bernoulli information source sends a serial of binary sequences as the data source. The encoding model gives PIE codes according to the binary sequence, and the PIE codes are transferred into two channels of base-band signals to modulate by 16-QAM. The modulated signals are sent to the A WGN and Rican channels.
The receiver demodulates the signal when the signal reaches, decodes the PIE codes, and gives comparison between the decoding result and the original binary sequence to get the error rate.
Concrete implementation: According to the simulation tools provided by Simulink and the s-fun function defined by users, this paper finishes the bottom level design of each part. And it encapsulates the sub-system and achieves the general simulation architecture by using the bottom-up approach. The block diagram of simulation is shown as Fig. 2 .
B. Achievement of the Ssimulation sub-models
Each sub-system of the simulation system is summarized as follows:
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Simulation block diagram of RFID system I) Sub-system of signal source: The model outputs a serial of work-space variables which consist of a serial of equiprobable 0 and I sequences as the original sending signals.
2) Sub-system of coding: The downlink of the system uses the PIE coding method, which is a memorial coding pattern. The code of '0' is coded as '0', which is one pulse width. and the code of '0' is coded as '10' ,which is one pulse wide. The simulation is achieved by the s-fun function of Simulink [4] [5], whose sampling rate is variable. The PIE signal of arbitrary rate can be achieved by adjusting the sampling intervals.
3) Base-band sub-system: Due to the 16-QAM modulation, I and Q channels are formed. Thus, each signal code is corresponding to 4bit digital sequence of coding model. Aiming at the characteristics of PIE coding waves, to prevent the excessive amplitude modulation phenomenon, it select odd sequence to form 2-4 voltage signals ofI channel. In the process of simulation, the voltage of' II' is 3V, '10' is -IV, '00' is -3V. In the process of the simulation, four kinds of delay time of the sampling appear.
4) QAM modulation sub-system: the theoretical spectrum utilization ratio of 6-QAM modulation is log 2(16) b/s/Hz. How to use two channels of quadrature carriers to modulate I and Q channels virtually is combining the amplitude to the phase-shift keying modulation method. Thus, the modulation efficiency is higher than single amplitude/phase-shift keying modulation method.
5) Channel sub-system: The communication channel noises of RFID physical layer can be divided into multiplier interference and additive interference. The simulation sub system uses the Racian attenuation from Simulink communication tool as the multiplier interference and the A WGN as the additive interference. And the Racian attenuation noise and A WGN noise is achieved by the Rician noise generator module and Gaussian noise generator module.
6) Receiving pretreatment sub-system: As the system's input, the modulated signal and various noises should be pretreated to get pure modulated signal. The sub-system is consisted of band-pass filter module and adaptive amplification module.
7) QAM demodulation sub-system: QAM demodulation system adopts the coherent demodulation method, and the received I and Q channels are respectively multiplied by the carrier with homogeneous phase and same frequency.
8 Decoding sub-system: The demodulated I and Q channels' base-band signals firstly pass the level-digital conversion, which is the inverse process of the base-band generating course. Then the parallel parity sequence is transferred into the serial PIE codes. The module acts as an inverse process by using s-fun function.
9) Error detection: The statistics of error rate is achieved by the error-rate meter. It compares the sending codes with the receiving codes after some delay time to get the error rate. Before I and Q channels' codes are sent into the error detection module, the code rate transformation of I and Q channels is firstly achieved to compare both channels' signals at the same sampling rate.
C. Function simulation of IP Core
According to the RTL design, through the serial data and Miller code input, the time wave and spectrum can be watched by the simulation tool of Quartus II [6] [7] [8] . The waves of PIE encoding and echo Miller decoding are shown in Fig. 3 .
In Fig. 3 , en_ie_o is the enable signal of PIE, pie_elk is PIE synchronous clock, which is set to 80KHz, pie_code is the wave of PIE code, and other signals are the RF module's configuration timing. sim _miller is the Miller code of simulation input, code_data_o is the data decoded, other is clock or enable signal.
D. Simulation result and analysis
By using Simulink software as the simulation tool, the single simulation step is set as 0.001. -0 III code data 0 � cn_dccod�o r Figure 3 .
Wave of downlink PIE encoding
In the active automatic production line, the signal transmission channel is influenced by the AWGN and Rician noises [9] [10], and the wave of Ric ian noise is attenuated by a constant parameter. A WGN gradually changes from OdB to 60 dB. According to signal flow, the environment parameters of each sub-system of the simulation system are fixed, and the experiment result is analyzed, as shown in FigA and Fig.5 .
Change Rician attenuation and A WGN white noise power to achieve the relevant curve between signal-noise ratio and error-bit ratio. Curve 2 of Fig. 5 is showing the error-bit ratio changing tendency with A WGN continuously changing under the strong Rician attenuation. Curve 1 shows the error-bit ratio changing tendency under the smaller Rician attenuation. At the same error-bit ratio, the signal noise ratio of curve 1 is smaller than curve 2. According to the error-bit ratio and signal-noise ratio of simulation result, when A WGN changes from 0 dB -50dB, curve 1 has more perfect signal-noise and error-bit ratio curves, because on-off shifting modulation is converted to 16-QAM modulation, so the encoding and modulation methods of this paper have higher transmission efficiency and anti-interference performance. Curve of bit error ratio Signal·raise ratie(cE) Figure 5 . Curve s of error-bit-ratio under A WGN and Rician
VI. CONCLUSIONS
In the typical RFID system, it is important to improve the transmission performance of the wireless communication channels. In this paper, based on the analysis of RFID base band communication course, a communication IP core is designed by utilizing FPGA technology, with the integration of base-band encoding & decoding and data transmitting functions, which has advantages of internal task scheduling and high-speed encoding & decoding.
The simulation model of RFID transmission based on IP core gives the anticipative influence under two kinds of noises. Through running the Simulink tools, the result shows that the above IP core has good accuracy and strong anti interference capability. The system's simulation based on Quartus II and Simulink simulating tools indicates that the proposed RFID simulation scheme is fully feasible, which offers a highly-integrated base-band communication IP core.
Compared with other designs, the design pattern of IP core has the advantages of easier maintenance and less hardware resources. In the practical RFID application system, the IP core can provide an effective reference for the scientific and rational design of RFID system.
